
Appl. No.: 10/801,455

Amendment dated August 18, 2005 Reply to Office Action of April 19, 2005



Amendments to the Specification

Please replace the specification paragraphs beginning on page 4, line 7 to page 4, line 15 with the following:

In accordance with a second aspect of the invention, there is disclosed a method for performing biasing current selection, the method comprising the steps step of applying a first current to an input terminal of a first receiving means and a second current to an input terminal of a second receiving means respectively. Providing the The first current is provided from an output terminal of the first receiving means and the second current is provided from an output terminal of the second receiving means. Summing the The first current and the second current are summed to produce a summed current at a summing node. Comparing the The summed current is compared with the second current by a current comparator and selecting one of the first current and the second current is selected as an output current by the current comparator in response to the summed current and the second current being compared.

Please replace the specification paragraphs beginning on page 4, line 17 to page 4, line 21 with the following:

In accordance with a third aspect of the invention, there is disclosed a current selective D flip-flop circuit capable of performing biasing current selection, the current selective D flip-flop circuit comprises a D flip-flop, a current selector circuit current multiplier coupled to the D flip-flop; and a current multiplier, biasing current selector circuit coupled to the current multiplier, wherein the current selector circuit is coupled to the D flip-flop through the current multiplier biasing current selector circuit provides at least two input terminals for receiving at least two biasing currents for selecting one of the at least two biasing currents for biasing the D flip-flop.